In this paper, the Field Programmable Gate Array (FPGA) based 64-bit RISC processor with built-inself test (BIST) feature implemented using VHDL and was, in turn, verified on Xilinx ISE simulator. The VHDL code supports FPGA, System-On-Chip (SOC), and Spartan 3E kit. This paper also presents the architecture, data path and instruction set (IS) of the RISC processor. The 64-bit processors, on the other hand, can address enormous amounts of memory up to 16 Exabyte"s. The proposed design can find its applications in high configured robotic work-stations such as, portable pong gaming kits, smart phones, ATMs.
Introduction
In today"s technology, RISC Processors are playing a prominent and the RISC with BIST feature is one of the more dominant test pattern which can provides, in system testing of the Circuit-Under-Test (CUT). BIST design is becoming more complicated with the increase of IC size.
Though the RISC has less instruction set, as its the bit processing size increases then the test pattern becomes complicated and the structural faults are maintained high. And BIST is highly reliable, low cost. BIST is beneficial in many ways: First, it can reduce dependency on external Automatic Test Equipment (ATE). In addition, BIST can provide at speed, in system testing of the Circuit-Under-Test (CUT). This is crucial to the quality component of testing. Also, BIST can overcome pin limitations due to packaging, make efficient use of available extra chip area, and provide more detailed information about the faults present. In our thesis, a 64 bit RISC processor with limited functionality is designed with an architecture that supports BIST.
The proposed design is done by implementing MICA (Minimal Instruction Set Computer Architecture) architecture. The design is implemented on Xilinx ISE 10.1i Simulator and programmed by using VHDL. The programmed code is supports FPGA Spartan-3E Kit. However, contemporary CAD tools allow the designer of hardwired control units almost as easy as micro programmed ones. This enables the single cycle rule to be enforced, while reducing transistor count.
In order to facilitate the implementation of most instruction as register-to-register operations, ALU is analyzed and an exhaustive set of test patterns is developed.
Architectural Design -Implementation
In this session, Architecture, Data path, and the instruction set are described. The FPGA based RISC Processor has its architecture with BIST, control and timing module is a Hardware module. The ALU is divided into two parts as: The Operational Architecture (OA) and the Testing Architecture (TA).
Operational Architecture (OA) does the actual operation of the ALU. It has five units, 4-bit Carry Look Ahead adder (CLA), and a 4-bit AND, OR, XOR and INVERTER gates. There is a PreCLA to prepare the inputs based on the arithmetic operation to be done. There is a MUX which uses the select pins to select one of the results from the above five units.
Testing Architecture (TA), which comes into play only during testing, has a ROM which has the discovered test patterns stored in. There is an address decoder to select which of the test patterns will be applied. There is a TestMUX, which depending on the value on the TestMode pin will present the test pattern or the actual inputs to be operated upon, to the Operation Architecture. ADD dest. Src: Adds "src"" to "dest" and replacing the original contents of "destination". Both operands are binary. IAND -Logical AND ADD dest. Src: Performs a logical AND of the two operands replacing the destination with result.
SKIPZ -Skip on Zero
Skipz, Skips one clock cycle when data entered is zero.
LTR -Load Task
Register (286+ privileged) LTR src; Loads the currnt task register with the value specified in "src".
LSL dest. Src: Loads the segment limit of a selector into the destination register if the selector is valid and visible at the current privilege level. If loading is successful the Zero Flag is set, otherwise it is cleared. INOT -one"s complement negation (Logical NOT) NOT dest; Inverts the bits of the " dest" operand formatting the 1 s complement.
NEG -Two"s complement negation
NEG dest; Subtracts the destination from 0and saves the 2scomplement of "dest" back into "dest". 
POP

CLRClear
Clr; It clears every flag used in processor.
LD -Loads Data from Adress
Id dest; Transfer data at the current address to the destination then increments address to the point of new address.
ST -Stores Data to Adress
St src; Tranfers data from destination to the given address. ISLLShift Logical Left SAL dest, count SHL dest, count; Shifts the destination left by "count" bits with zeroes shifted in on right. The Carry Flag contains the last bit shifted out. JAL -Jump and Link dest, src; Jumps the pointer from source to destination . Mainly used in selection of the desired register at the moment.
BR -Branch
Br dest; Responsible for disabling the write enable for registers. The architecture and data path for the proposed design are shown Fig. 2.1 and 2 .2, respectively. Table  2 .2 gives the salient technical features of the proposed processor. Table 2 .1 provides detailed description of entire 33 instruction set. 
Synthesis Report
Applications
The proposed design can find its applications in automation, high configured robotic work-stations such as, portable pong gaming kits, smart phones, Vender Machines, ATMs, bottling plant, etc.
Bottles start filling from the right side and boxes start to move from the left side. Here four tracks of bottles are used simultaneously therefore packing is made of four bottles. When bottle reaches to the fourth position, box moves to the first position. After that, bottle is dropped in the box and hence, box moves one position ahead. In this way, when box is at the fifth position, signal "lb" is set to "1" indicating to lift the box. 
Flow Chart for bottling Plant application:
Conclusions
The 64-bit RISC Processor with 33 instructions set and MICA (Minimal Instruction Set Computer Architecture) architecture has been designed and it can be implemented on FPGA. The design is verified on Xilinx ISE 10.1i simulator and programmed by using VHDL. The programmed code can be implemented on FPGA Spartan-3E Kit. ALU is analyzed and an exhaustive set of test patterns is developed. Future work will be added by increasing the number of instructions and make a pipelined design with less clock cycles per instruction and more improvement can be added in the future work.
